PJ5 TTL CPU Project

Here you’ll find details and updates about our home built TTL based CPU

Latest from the Blog


We have the multiplier PCB done, this is an 8bit by 8bit multiplier which gives out a 16 bit result. It’s unsigned and based on a Wallace Tree multiplier. The primary reason for using this design is that it keeps the number of steps, and hence gate delays, down to a minimum. The down sideContinue reading “Multiplier”

Get new content delivered directly to your inbox.

Create your website at WordPress.com
Get started